

04-03-00

A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**CERTIFICATE OF EXPRESS MAILING**

Postmark: 03/30/00
 I certify that this paper and the documents and/or fees referred to as
 therein are being deposited with the United States Postal Service
 on March 30, 2000 in an envelope as "Express Mail Post Office to
 service under 37 CFR §1.10, Mailing Label Number
 60970US addressed to the Assistant Commissioner for Patents,
 Washington, DC 20231

Joseph A. Nguyen

Attorney Docket No.: 2000-P005

First Named Inventor: Parruck

jc525 U.S. PTO

09/539461

03/30/00

UTILITY PATENT APPLICATION TRANSMITTAL (37 CFR. § 1.53(b))

Assistant Commissioner for Patents
 Box Patent Application
 Washington, DC 20231

☐ Duplicate for
 fee processing

Sir: This is a request for filing a patent application under 37 CFR. § 1.53(b) in the name of inventors:
 Bidyut Parruck, Joseph A. Nguyen, Chulanur Ramakrishnan

For: ROUTERS FOR SWITCHING ATM CELLS IN A PACKET-LIKE MANNER USING A PACKET SWITCH

Application Elements:

- ☒ 22 Pages of Specification, Claims and Abstract
- ☒ 14 Sheets of **formal/informal** Drawings
- ☒ 3 Pages Combined Declaration and Power of Attorney

Accompanying Application Parts:


- ☒ Assignment and Assignment Recordation Cover Sheet (recording fee of \$40.00 enclosed)
- ☐ 37 CFR 3.73(b) Statement by Assignee
- ☐ Information Disclosure Statement with Form PTO-1449
- ☐ Copies of IDS Citations
- ☐ Preliminary Amendment
- ☒ Return Receipt Postcard
- ☐ Small Entity Statement(s)
- ☐ Other:

☒ Check No. 5189 in the amount of \$ 40.00 is enclosed to cover the **assignment recordation** fee. Do not charge an application filing fee at this time.

☒ Please send correspondence to the following address:

**Joseph A. Nguyen
3410 Antonacci Ct.
San Jose, CA 95148
650-704-4184**

Date: 03/30/2000


**Joseph A. Nguyen, Esq.
Registration No. 37,899**

000000 3410E500

**ROUTERS FOR SWITCHING ATM CELLS IN A PACKET-LIKE
MANNER USING A PACKET SWITCH**

By Inventors

*Bidyut Parruck
Joseph A. Nguyen
Chulanur Ramakrishnan*

Incorporation By Reference

Commonly owned patent application entitled "CIRCUITS FOR COMBINING
ATM AND PACKET DATA ON AN OPTICAL FIBER", filed March 20, 2000
by *Bidyut Parruck, Joseph A. Nguyen, and Chulanur Ramakrishna*, (Attorney
Docket No. 2000-P001), which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

The present invention relates to improved methods and apparatus for
transmitting information via a communication link. More importantly, the present
invention relates to improved protocols, methods, and devices for transmitting both
ATM and packet data over a transport-layer protocol such as SONET in a manner that
facilitates more efficient dynamic allocation of bandwidth and traffic management.

The use of the SONET (Synchronous Optical Network) as a transport
mechanism at the transport-layer for both (Asynchronous Transfer Mode) ATM and
packet data is well known. As the term is employed herein, data includes any type of
information that may be represented digitally, and includes such time-sensitive data
such as streaming video or voice, and/or non time-sensitive data such as computer
files. Packet technology includes TCP/IP, token ring, etc. One example of packet
technology is IP (Internet Protocol) packets transmitted over OSI layer 2. Another
example of packet technology is Ethernet. ATM and SONET technologies are well
known and well defined and will not be elaborated further here. Similarly, the various
layers of the OSI 7-layer model are also well known and well defined.

Typically speaking, ATM traffic or packet traffic do not mix in the same unchannelized optical fiber, or in the same TDM channel if the optical fiber is channelized. In the former case, one may think of the entire fiber as a single channel, which is employed to transport either ATM traffic or packet traffic. To facilitate discussion, Fig. 1 is a prior art logical depiction of ATM cells transported within SONET frames in an arrangement commonly known as ATM-over-SONET in an unchannelized optical fiber. As can be seen in Fig. 1, a plurality of ATM cells (53 bytes each) may be packed into a single SONET frames (such as in between SONET overhead blocks 102 and 104). Although only four full ATM cells 106, 108, 110, and 114 are shown, one skilled in the art will appreciate that a typical SONET payload may have the capacity to carry many cells. If there is no room left in a SONET frame to put an entire cell therein, the SONET circuitry may break up a cell and transport a partial cell in that SONET frame (as shown with partial cell 112a). The remaining portion of the cell that was broken up is then transported in the next SONET frame (as shown with partial cell 112b). Furthermore, if there are no ATM cells to transport in a SONET frame, idle cells are typically inserted to fill the frame. Note that since SONET operates at a lower level, as far as the ATM layer is concerned, the fact that an ATM cell was broken up and reassembled by the SONET layer is completely transparent.

Fig. 2 is a prior art logical depiction of packets transported within SONET frames in an arrangement commonly known as packet-over-SONET in an unchannelized optical fiber. Similar to the situation of Fig. 1, a plurality of packets (which may be variable in length) may be packed into a single SONET frame (such as in between SONET overhead blocks 202 and 204). However, since the packets may have variable lengths, flags are employed between packets to help delineate where the packets are in the data stream. With reference to Fig. 2, these flags are shown as flags 206, 208, 210, 212, and 214. Flag 214 is a flag inserted to fill in the frame if there is no packet data to fill. Again, if the frame is full, a packet may be broken up to be transported in different frames. This is shown with packet 216, which is shown broken up into partial packets 216a and 216b and transported in two different frames. Again, since SONET operates at a lower level, as far as the packet layer is concerned,

the fact that a packet was broken up and reassembled by the SONET layer is completely transparent.

In either case, the entire unchannelized optical fiber is used to transport only ATM traffic (Fig. 1) or packet traffic (Fig. 2). To allow ATM traffic and packet traffic to share a single optical fiber, the optical fiber may be channelized into different time division multiplex (TDM) channels. Within each channel, the traffic is again either entirely ATM or entirely packet. This situation is logically depicted in Fig. 3.

In Fig. 3, an STS-3 SONET transport arrangement is shown, wherein the full bandwidth of the optical fiber is channelized into three different STS-1 channels or time slots: slots 1, 2, and 3. ATM cells are shown packed into slot 1, while packets are shown packed into slot 3 to illustrate that ATM and packet traffic may occupy different channels to share the optical fiber. Again, both ATM cells and packets may be broken up for transport in parts if the bandwidth available in a slot is already full.

Prior art Fig. 4 shows, in a high level depiction, how ATM and packet data from various sources may be multiplexed into different separate channels in the same optical fiber. With reference to Fig. 4, ATM data is destined for slot 1, while packet data is destined for slots 2 and 3. A multiplexer 402 takes data from the ATM stream 404, the packet stream 406, and the packet stream 408, and multiplexes them using a time-division multiplexing scheme onto time slots 1, 2 and 3 respectively. At the other end, a demultiplexer 410 demultiplexes the data into ATM stream 412, packet stream 414, and packet stream 416 respectively.

While the TDM multiplexing scheme of Figs. 3 and 4 allow ATM traffic and packet traffic to share different separate channels in the same optical fiber, there are disadvantages. By way of example, within each STS-1 channel (which is 51.84 Mbps), the traffic within each channel must be either all ATM cells or all packets. Because of this limitation, the channels must be pre-allocated in advance for each type of traffic. If given type of high-priority traffic (e.g., streaming video over ATM) is assigned to a given channel or time slot, and the bandwidth requirement associated that traffic type increases beyond the capacity of the channel, transmission delay can

SUMMARY OF THE INVENTION

5 The invention relates to techniques for transmitting both ATM cells and packets over a single channel in an optical fiber. The technique includes providing a transport-layer device which is configured to transmit packet data on said optical fiber. The method also includes receiving the ATM cells at the transport-layer device and receiving the packets at the transport-layer device. These ATM cells and packets may come from multiple sources. The method further includes multiplexing, using the transport-layer device, the ATM cells and the packets onto the single channel for transmission. At the receiving end, innovative discrimination techniques facilitate discrimination of the ATM cells from the packets received from the single channel to allow the ATM cells and packets to be sent to their respective destinations.

15 The invention offers many advantages, including eliminating the need for dividing the optical fiber into separate rigid TDM channels to handle ATM and packet traffic separately therein, eliminating the need for separate optical fibers to handle ATM and packet traffic separately, more efficient traffic management and dynamic bandwidth allocation, and/or the ability to use packet-only network and switching resources to handle a mix of ATM cells and packets or even ATM cells alone.

20 In another embodiment, the invention relates, in one embodiment, to a switching arrangement for switching an ATM cell having an ATM cell header. The switching arrangement includes a first circuit configured to receive the ATM cell and a second circuit coupled to the first circuit. The second circuit creates a packet header having at least a portion of the information contained in the ATM header and to attach the packet header to the ATM cell, thereby forming an ATM cell-containing packet.

25 The switching arrangement further includes a packet switch device configured to switch packets among a plurality of ports, the packet switch being operatively coupled to the second circuit to receive the ATM cell-containing packet through a first port and to switch the ATM cell-containing packet to a second port as if the ATM-cell containing packet is a packet of the type normally switched by the packet switch

30 device. The switching arrangement further includes a third circuit operatively coupled

to the packet switch device for receiving the ATM-containing packet. The third circuit identifies the ATM-containing packet as a packet containing an ATM cell. The third circuit removes the packet header to recover the ATM cell.

These and other features of the present invention will be described in more
5 detail below in the detailed description of the invention and in conjunction with the
following figures.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference
5 numerals refer to similar elements and in which:

Fig. 1 is a prior art logical depiction of ATM cells transported within SONET frames in an arrangement commonly known as ATM-over-SONET in an unchannelized optical fiber.

Fig. 2 is a prior art logical depiction of packets transported within SONET
10 frames in an arrangement commonly known as packet-over-SONET in an unchannelized optical fiber.

Fig. 3 shows a prior arrangement that allows ATM traffic and packet traffic to share a single optical fiber in separate time division multiplex (TDM) channels.

Prior art Fig. 4 shows, in a high level depiction, how ATM and packet data
15 from various sources may be multiplexed into different separate channels in the same optical fiber.

Figs. 5A and 5B are logical illustrations showing, in accordance with one aspect of the present invention, how both ATM cells and packets can be packed within a SONET frame.

Fig. 6 is a prior art logical illustration showing at a high level how ATM-over-SONET is accomplished at the transmitting end.
20

Fig. 7 is a prior art logical illustration showing how packet-over-SONET is accomplished at the transmitting end.

Fig. 8 is a logical illustration that illustrates at a high level, in accordance with
25 one embodiment of the present invention, the transmitting circuit for aggregating both ATM cells and packets onto a single channel.

Fig. 9 is a prior art logical illustration of how ATM-over-SONET is accomplished at the receiving end.

Fig. 10 is a prior art logical illustration of how packet-over-SONET is accomplished at the receiving end.

5 Fig. 11 illustrates, in accordance with one embodiment of the present invention, the receiving circuit for resolving the mixed ATM/packet over SONET information into respective ATM cells and packet information.

10 Figs. 12 and 13 show one advantageous application of the inventive aggregated ATM/packet over SONET transmission technique, which is within the switching facility.

Fig. 14 is a high level depiction of an arrangement for permitting a packet-only switch to switch both ATM cells and packets.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings.

5 In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not
10 unnecessarily obscure the present invention.

In accordance with one aspect of the present invention, there is provided an aggregated ATM/packet over SONET transmission technique for transmitting both ATM cells and packets over a channel, which may be the entire bandwidth of the optical fiber or part of the bandwidth of the optical fiber, such that the ATM
15 bandwidth and the packet bandwidth can be dynamically allocated with substantially reduced delay and network overhead. In one embodiment, the packet-over-SONET transmission standard is extended to also allow ATM cells to be treated as if they are packets and transmitted in the SONET frame as if they are packets. Within a SONET frame, individual ATM cells and individual packets are delineated with flags of the
20 type typically associated with the packet-over-SONET transmission standard. Since ATM cells are also delineated with flags of the type employed in the packet-over-SONET standard, the present invention is markedly different from the prior art technique of transmitting ATM cells over SONET (such as that shown in Fig. 1), in which flags of the type employed in the packet-over-SONET standard are not
25 employed. Since the technique leverages on existing packet-over-SONET standards and architectures, it is highly user-friendly toward professionals who already are familiar with packet-over-SONET techniques, thereby lowering the training costs associated with implementing the inventive transmission technique. Additionally, many of the circuit components typically associated with packet-over-SONET
30 transmission may be reused in systems that implement the inventive aggregated

ATM/packet over SONET transmission technique, thereby lowering implementation and equipment production costs.

In one embodiment, the aggregation multiplexer at the transmit side, which performs the aggregation of ATM cells and packets to allow both to be transmitted over a single channel, is also endowed with traffic management capabilities to allow the aggregation multiplexer to locally decide whether an ATM cell, a particular ATM cell having a particular QoS priority, a packet, or a particular packet having a particular priority, should be multiplexed through next. As will be discussed later, this has important advantages.

As mentioned earlier, the prior art transmit either all ATM cells or all packets within a single optical fiber or within a single channel/time slot. In the channelized case in which the channels are preallocated to a particular type of traffic, the time slot from which the traffic is received yields information pertaining to whether the traffic received is ATM cells or packets. In the current invention, because ATM cells and packets are mixed within the same SONET frame, it is necessary to come up with another way to determine at the receiving end whether the received traffic is an ATM cell or a packet. In one embodiment, this decision is performed by the desegregation demultiplexer at the receiving end based on predefined desegregation criteria. Once the ATM cells and packets are separated, they may be forwarded on to their respective links to be transmitted to their respective destinations.

To facilitate discussion, Fig. 5A is a logical illustration showing, in accordance with one aspect of the present invention, how both ATM cells and packets can be packed within a SONET frame. In a nonobvious manner, the present invention treats ATM cells as if they are packets for the purpose of transporting them using a technique similar to those employed in packet-over-SONET systems yet still allows the receiving end to correctly discriminate between ATM cells and packets. Thus, ATM cells can be freely mixed with packets within the same SONET frame. With reference to Fig. 5A, both packets and ATM cells are shown in between SONET overhead blocks 502 and 504 of Fig. 5A. As before, individual packets are delineated by flags. This is illustrated by flags 506 and 508, which delineates a packet 510 as shown. In a counter-intuitive manner, the ATM cells are also delineated with flags of

the type employed in the packet-over-SONET transmission standard. With reference to Fig. 5A, the ATM cell 512 is shown delineated by flags 508 and 514. This is so even though ATM cells are of a fixed length. The use of flags to delineate individual ATM cells is counter-intuitive since flag usage incurs bandwidth overhead, and the fact that ATM cells are always 53-byte in size mitigates against the use of flags for delineation purpose since the end of an ATM cell can be readily detected by counting bytes (which is not possible with variable-length packets). Nevertheless, the use of flags with ATM cells allows the inventive transmission system to treat ATM cells as if they are packets for the purpose of framing them within a SONET frame for transmission and yields important traffic management and cost benefits.

In Fig. 5A, it is shown that a packet 516 can be segmented for partial transmission as packet segments 516a and 516b in different SONET frames if there is not enough room left in one SONET frame for the entire packet 516. In Fig. 5B, it is also shown that an ATM cell can be similarly segmented for partial transmission as ATM cell segments 518a and 518b in different SONET frames if there is not enough room left in one SONET frame for the entire ATM cell 518. This is similar to what was done earlier in connection with Figs. 1 and 2, except that in the case of Figs. 5A and 5B, both ATM cells and packets are mixed in the same SONET frame. Also, Fig. 5B shows an extra flag 522 being inserted into the frame. This is depicted to illustrate that like the packet-over-SONET situation, the present invention may fill up a frame with flags if there is not enough data (either ATM or packet) to fill the entire SONET frame.

Fig. 6 is a prior art logical illustration showing at a high level how ATM-over-SONET is accomplished at the transmitting end. In Fig. 6, the ATM cells are received at the input of multiplexer 602 to be multiplexed with overhead information from overhead insert block 604. The output of multiplexer 602 is substantially as shown in Fig. 1.

Fig. 7 is a prior art logical illustration showing how packet-over-SONET is accomplished at the transmitting end. In Fig. 7, the packet information is received at a scrambler 702 to be scrambled prior to being multiplexed via a multiplexer 704 with byte-stuffing information from a byte-stuffing block 706. Byte-stuffing block 706

detects the presence of certain reserved octets in the input information, such as the Flag octet (7E hex) that delineates individual packets and Control Escape Octet (7D hex) , and replace each octet with a respective known two-octet sequence, such as the 7D5E for 7E and 7D5D for 7D. This byte-stuffing operation is done in accordance with the packet-over-SONET standard. However, since the byte-stuffing operation increases the number of bytes to be transmitted, it potentially exposes the network to a malicious bandwidth-crippling attack if someone sends a volume of packets full of the reserved character strings. Scrambler 702, which was mentioned earlier, avoids this by scrambling the input packets. The output of multiplexer 704 is then multiplexed, via a multiplexer 708, with flags from a flag insert block 710, to delineate the individual packets. Generally speaking, multiplexer 708 receives the end of the packet and inserts the flag into the stream to mark where one packet ends and another begins. The output of multiplexer 708 is then multiplexed, using TDM multiplexer 714, with overhead information from overhead insert block 712. The output of multiplexer 714 is substantially as shown in Fig. 2.

Fig. 8 is a logical illustration that illustrates at a high level, in accordance with one embodiment of the present invention, the transmitting circuit for aggregating both ATM cells and packets onto a single channel. In Fig. 8, the packet information is received at a scrambler 802 to be scrambled prior to being multiplexed via an aggregation multiplexer 804 with byte-stuffing information from byte-stuffing block 806. Both scrambler 802 and byte-stuffing block 806 work in substantially the same manner as scrambler 702 and byte-stuffing block 706 discussed earlier in connection with Fig. 7.

However, aggregation multiplexer 804 also receives ATM cell traffic. Receiving ATM cell traffic at this point is nonobvious and counterintuitive because the received ATM traffic would be subject to flag insertion with flags typically employed in the packet-over-SONET standard. The use of flags with ATM traffic would be an operation that most ATM engineers would deem to be unwarranted since ATM cells, unlike packets, are always fixed in size (i.e., 53 bytes) and thus flags are ordinarily unnecessary to ascertain where an ATM cell ends.

Nevertheless, ATM traffic is received by aggregation multiplexer 804, which outputs either the ATM cell or a packet, along with byte-stuffing information from byte-stuffing block 806 to a multiplexer 808. In one embodiment, aggregation multiplexer 804 monitors the packets and ATM cells that are input and performs traffic management by deciding whether to output an ATM cell, a particular ATM cell with a particular class of service, a packet, or a particular packet with a particular class of service at its output. By way of example, if higher priority traffic is detected and that higher priority traffic needs additional bandwidth, aggregation multiplexer 804 may choose to output that traffic first and defer outputting other traffic that has a lower priority. Since it is not necessary to channelize the fiber optic, aggregation multiplexer 804 has a tremendous flexibility to dynamically allocate as much or as little of the full bandwidth to a particular type of traffic.

One skilled in the art will realize that other traffic management schemes (including feedback or look-ahead schemes) may also implemented to ensure that the downstream link is not overflowed while the relative bandwidth allocated to different types of traffic are dynamically allocated properly to ensure that the higher priority traffic are given more bandwidth to have a higher quality of service. By way of example, aggregation multiplexer 804 may also employ any other traffic management technique to output the ATM cells and the packets, including round robin, statistical multiplexing, and the like. The output of aggregation multiplexer 804 is then multiplexed, via a multiplexer 810, with flags from flag insert block 812 to delineate individual ATM cells and individual packets in the stream to be transmitted. The output of multiplexer 810 is then multiplexed, using a TDM multiplexer 814, with overhead information from overhead insert block 816. The output of multiplexer 814 is substantially as shown in Figs. 5A and 5B.

Fig. 9 is a prior art logical illustration of how ATM-over-SONET is accomplished at the receiving end. In Fig. 9, the stream of ATM-over-SONET information is received a demultiplexer 902 wherein the SONET overhead information is extracted using an overhead extract block 904. The output of TDM demultiplexer 902 is a stream of ATM cells.

Fig. 10 is a prior art logical illustration of how packet-over-SONET is accomplished at the receiving end. In Fig. 10, the packet-over-SONET information is received at a demultiplexer 1002 wherein the SONET overhead information is extracted using an overhead extract block 1004. The output of demultiplexer 1002 is passed onto a demultiplexer 1006, which extracts the flag information from the stream of packets using a flag extract block 1008. The output of demultiplexer 1006 is then passed onto a demultiplexer 1012 and byte destuffing 1010, which reverses the byte-stuffing process discussed earlier. The output of demultiplexer 1012 is then passed onto a descrambler block 1014, which reverses the scrambling process discussed earlier. The recovered stream of packets is passed out on link 1016 of Fig. 10.

Fig. 11 illustrates, in accordance with one embodiment of the present invention, the receiving circuit for resolving the mixed ATM/packet over SONET information into respective ATM cells and packet information. In Fig. 11, the stream of mixed ATM/packet over SONET data is received at a demultiplexer 1102, wherein the SONET overhead information is extracted using an overhead extract block 1104. The output of demultiplexer 1102 is passed onto a demultiplexer 1106, which extracts the flag information from the streams of ATM cells and packets using a flag extract block 1008. Since the incoming stream is simply treated as a stream of packets at this point, the fact that there are 53-byte ATM "packets" in the stream of mixed ATM cells and packets is irrelevant from the perspective of demultiplexer 1106. The output of demultiplexer 1106 is then passed to a desegregation demultiplexer 1110. The job of desegregation demultiplexer 1110 is to reverse the byte-stuffing process discussed earlier (using byte destuffing block 1130) and to discriminate ATM cells from packets and to separate the two.

The criteria by which desegregation demultiplexer 1110 discriminates ATM cells from packets vary depending on implementation. In one preferred implementation, packets are required to be larger than 53 bytes in size. Further, it is preferable that packets not be broken up into chunks less than 53 bytes in size to avoid being mistaken for an ATM cell. By way of example, the packets are required to have a minimum size of 64 bytes in one embodiment, which can be accomplished by padding smaller packets. Accordingly, this minimum size may be used as one criteria for discriminating between packets and ATM cells. In another embodiment, the ATM

cells are tagged at the transmitting end with one or more special tags to identify them as ATM cells. These tags, which may be a unique pattern of bits/bytes, may then be employed as the discrimination criteria at the receiving end. In another embodiment, packets can have any size except 53 bytes (or the size that the ATM cell may have if the ATM cell is dressed up with additional information at the transmitting end). In this case, the ATM cell is preferably not broken up to avoid being mistaken for a packet, and the size may again be used as the discrimination criteria at the receiving end. In yet another embodiment, ATM cells are encapsulated in a packet-like envelope which are especially marked, thereby disguising them as simply packets so that they can be switched by switching equipment as if they are packets. This is particularly advantageous since the trend nowadays is toward packets, and more and more of the network comprises of packet switching and transmission equipment.

The output of desegregation demultiplexer 1110 are two streams: an ATM stream 1120 and a packet stream 1122. The packet stream 1122 is then descrambled by descrambler 1124 to reverse the scrambling process discussed earlier.

As can be appreciated by those skilled in the art, the inventive aggregated ATM/packet over SONET transmission technique advantageously permits both types of traffic to be mixed and transmitted over a single channel, which is preferably the entire bandwidth of the optical fiber or may be a portion of the bandwidth of an optical fiber. This is particularly useful in view of bandwidth-increasing technologies such as dense wavelength division multiplex (DWDM), which vastly increase the bandwidth capacity of the existing fiber. For service providers, the ability to eliminate the use of two separate optical fibers for two different types of traffic is a huge cost advantage.

Furthermore, the invention accomplishes the aggregation of ATM and packet traffic without resorting to inflexible and slow-to-reallocate TDM channels. With the present invention, the relative bandwidth between ATM cells and packets can be dynamically allocated at the transmitting end. As long as the bandwidth capacity of the optical fiber is not exceeded, dynamic allocation of bandwidth between ATM cells and packets and among different classes of service/priorities associated with the ATM cells and packets can be handled locally and dynamically as the ATM cells and

packets are received. Local and rapid dynamic allocation control is possible since little or no coordination is needed with the receiving end to allow the discrimination process at the receiving end to sort out ATM cells from packets. In this manner, changing the relative bandwidth to handle a sudden increase in the bandwidth demand of a given type of traffic does not involve the time delay and/or complexity associated with unallocating and reallocating TDM channels. If desired, virtual channels may be created. Unlike the TDM channels of the prior art, however, these virtual channels may be flexibly and dynamically changed in size almost instantaneously to handle an increase in a given type of traffic. The fact that local traffic management can take place on an ATM-cell-by-ATM-cell basis and a packet-by-packet basis means that the invention can accommodate almost any traffic management scheme.

Figs. 12 and 13 show one advantageous application of the inventive aggregated ATM/packet over SONET transmission technique, which is within the switching facility. Fig. 12 shows a prior art switch architecture wherein multiple line cards 1202, 1204, 1206, and 1208 are connected to a backplane bus 1210. These line cards may receive input data from a variety of sources. The data received from one line card may be switched to another line card via the backplane bus. However, as the transmission speed increases, the backplane bus is incapable of handling the higher speeds. By way of example, at STS-192 speed, the transmission rate is 10 Gbps and to switch 64 STS-192 ports the required backplane bandwidth of 640 Gbps vastly exceeds the capability of most backplane buses. Further, most switches are designed to handle either all ATM cells or all packets. Thus, backplane bus 1210 is typically unable to handle a mixture of ATM cells and packets during switching

To resolve the speed bottleneck imposed by the prior art backplane bus approach of Fig. 11, there are currently systems that employ optical fibers to connect the line cards to a switch card. Fig. 12 shows one such scenario wherein optical lines 1322, 1324, 1326, 1328, and 1330 are employed to connect line cards 1302, 1304, 1306, 1308, and 1310 respectively to a switch card 1340. Since the backplane is not employed, the speed restriction of the backplane bus is not an issue, and the arrangement of Fig. 13 can handle a substantially higher transmission rate.

At the receiving line card after switching, the ATM cells may be recovered by stripping away the added information, and the recovered ATM cells may be sent by the receiving line card to its next hop. Again, the ATM cells that emerge from the router is devoid of any evidence that it has been switched by a packet switch, and as far as the external world is concerned, it is as if there is an ATM switch within the router. In this manner, not only can the invention allow both ATM cells and packets to be sent on the same optical fiber in a manner that facilitates a more efficient way of traffic management and dynamic bandwidth allocation, but also allows the ATM cells to be switched by a packet-only switch. This is extremely valuable in the current network environment wherein there is a trend toward a packet-dominant network and associated switching infrastructure while there is still a large installed base of ATM equipments and traffic that require support. One skilled in the art should readily recognize at this point that by so disguising the ATM, the aspect of allowing a packet-only switch to handle ATM cell switching can apply also to switch arrangements that do not employ optical links, e.g., the backplane bus-based switch arrangement of Fig. 12.

In another embodiment, the process of disguising ATM cells as packets prior to switching and stripping the ATM cell-containing packets after switching may take place on the switch card to permit the switch card or router to receive raw ATM cells and output raw ATM cells even though those ATM cells were dressed up internally as packets for switching purpose.

Fig. 14 is a high level depiction of an arrangement for permitting a packet-only switch to switch both ATM cells and packets. In the example of Fig. 14, many router details (such as buffering, queuing, lookup, etc.) which are not relevant to the present discussion have been omitted to simplify the discussion. Also in the example of Fig. 14, the switching is shown going from left to right although it should be pointed out that switching is bi-directional and each line card typically contains circuits to send packets to the switch and to receive packets therefrom. In Fig. 14, ATM cells are received at a first circuit 1402 and specifically at a circuit 1404 therein. The ATM cells are then forwarded to a circuit 1406 wherein the ATM header is examined so that routing information can be put into a packet header, which is attached to the ATM cell to make the ATM cell look like a packet (the ATM cell-containing packet). If

necessary, additional bytes may be padded to render the packet conforming to the requirements of the routing equipment. In one of the fields of the packet header, a prearranged tag may be placed to let the receiving line card or circuit know that the packet received is an ATM cell-containing packet. Fig. 14 also shows a path 1410, representing the path for receiving packets if circuit 1402 services both ATM cells and packets. Of course the ATM cells and packets can arrive via a single channel or optical fiber in the manner disclosed above. The packets at point 1412 may undergo additional processing in preparation for switching as conventional.

Thereafter, the ATM cell-containing packets (as well as regular packets if circuit 1402 services both ATM cells and packets) are forwarded to a port of switch 1408. This forwarding may take place via a bus or more preferably via an optical fiber to facilitate high speed transmission. Packet switching takes place within packet switch 1408 as if the ATM cell-containing packet is a normal packet. Once switched out of the output port of the switch onto another circuit 1420(via a bus or an optical fiber), the stream of packets may be received at a circuit 1422, which ascertains whether each received packet is a true packet or an ATM cell-containing packet that has been disguised for the purpose of switching. If the received packet is a true packet, circuit 1422 passes this packet to path 1426, which may subject the packet to additional post-switch processing and buffering prior to being sent to the next hop. On the other hand, ATM cell-containing packets are sent to a circuit 1424 wherein the packet header is stripped to recover the original ATM cells. Thereafter, the ATM cells are passed onto path 1428 to be sent to the next hop. Of course the ATM cells and packets can be sent out via a single channel or optical fiber in the manner disclosed above. It is contemplated that the circuitry for converting ATM cells to ATM cell-containing packets and the reverse process may be integrated in the routing IC or routing circuitry itself or may be implemented in a separate circuit therefrom.

While this invention has been described in terms of several preferred embodiments, there are alterations, permutations, and equivalents, which fall within the scope of this invention. By way of example, although SONET has been discussed as the preferred transport-layer protocol herein, it should be noted that the invention also extends to over transport-layer protocols such as SDH, SONET-LITE, DWDM, or the like and any other transport protocols capable of transporting variable length

CLAIMS

What is claimed is:

1. A switching arrangement for switching an ATM cell having an ATM cell header, comprising:

5 a first circuit configured to receive said ATM cell;

a second circuit coupled to said first circuit, said second circuit creating a packet header having at least a portion of the information contained in said ATM header and to attach said packet header to said ATM cell, thereby forming an ATM cell-containing packet;

10 a packet switch device configured to switch packets among a plurality of ports, said packet switch being operatively coupled to said second circuit to receive said ATM cell-containing packet through a first port and to switch said ATM cell-containing packet to a second port as if said ATM-cell containing packet is a packet of the type normally switched by said packet switch device; and

15 a third circuit operatively coupled to said packet switch device for receiving said ATM-containing packet, said third circuit identifying said ATM-containing packet as a packet containing an ATM cell, said third circuit removing said packet header to recover said ATM cell.

2. The switching arrangement of claim 1 wherein said packet is an IP packet.

20 3. The switching arrangement of claim 1 wherein said packet switching device is part of a router.

**ROUTERS FOR SWITCHING ATM CELLS IN A PACKET-LIKE
MANNER USING A PACKET SWITCH**

ABSTRACT

5 A technique for disguising ATM cells as ATM cell-containing packets within
a routing facility to permit the packet-only switch to also handle switching of the
ATM cells. The technique has wide applications within the backbone infrastructure,
Wide Area Networks, Metro Area Networks, Local Area Networks, and particularly
within a routing facility to handle high speed traffic. The technique can receive both
10 ATM cells and packets for switching via a single channel or optical fiber or receive
ATM cells and packets via two separate channels or two separate fibers. The ability
to handle both ATM cell and packet switching allows packet-only routers to handle
ATM traffic, thereby reducing the cost of the switching infrastructure for network
operators.

Fig 1
(PRIOR ART)




Fig2

(PRIOR ART)






fig 3

(PRIOR ART)



(PRIOR ART)

fig 4



COOPER & PATENT




Fig. 5A




Fig. 5B

Fig 6

(PRIOR ART)




Fig 7
(PRIOR ART)





Fig 8






Fig. 9
(PRIOR ART)




FIG. 10 (PRIOR ART)




Fig. 11

DECLARATION AND POWER OF ATTORNEY FOR ORIGINAL U.S. PATENT APPLICATION

Attorney's Docket No. 2000-P005

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:
ROUTERS FOR SWITCHING ATM CELLS IN A PACKET-LIKE MANNER USING A PACKET SWITCH
, the specification of which,

(check one)

1. ☒ is attached hereto.
2. ☐ was filed on _____ as
U.S. Application No. _____
and was amended on _____.
3. ☐ was filed on _____ as
International PCT Application No. _____
and was amended on _____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, CFR § 1.56.

Prior Foreign Application(s)

I hereby claim foreign priority benefits under Title 35, United States code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

			Priority Benefits Claimed?
			Yes ____ No ____
_____ (Application No.)	_____ (Country)	_____ (Filing Date)	
_____ (Application No.)	_____ (Country)	_____ (Filing Date)	Yes ____ No ____

Provisional Application(s)

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

_____ (Application No.)	_____ (Filing Date)
_____ (Application No.)	_____ (Filing Date)

Prior U.S. Application(s)

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

_____ (Application No.)	_____ (Filing Date)	_____ (Status - patented, pending, abandoned)
_____ (Application No.)	_____ (Filing Date)	_____ (Status - patented, pending, abandoned)

Power of Attorney

And I hereby appoint Joseph A. Nguyen, Esq. as my principal attorney to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Direct Correspondence To:

Joseph A. Nguyen, Esq.
3410 Antonacci Ct.
San Jose, CA 95148

Direct Telephone Calls To:

Joseph Nguyen at telephone number (650) 704-4184

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Typewritten Full Name of
Sole or First Inventor:

BIDYUT PARRUCK

Citizenship: US

Inventor's signature:



Date of Signature: 3/30/2000

Residence: (City)

Cupertino

(State/Country) CA/USA

Post Office Address:


10582 Santa Lucia Road, Cupertino, CA 90514

Second Inventor:

JOSEPH A. NGUYEN

Citizenship: US

Inventor's signature:



Date of Signature: 3/30/2000

Residence: (City)

San Jose

(State/Country) CA/USA

Post Office Address:

3410 Antonacci Ct. San Jose, CA 95148

Third Inventor:

CHULANUR RAMAKRISHNAN

Citizenship: INDIA

Inventor's signature:



Date of Signature: 3.30.2000

